{"id":467,"date":"2022-05-26T10:38:27","date_gmt":"2022-05-26T07:38:27","guid":{"rendered":"https:\/\/ecsalab.ece.uop.gr\/?p=467"},"modified":"2026-03-30T16:52:11","modified_gmt":"2026-03-30T13:52:11","slug":"conferences","status":"publish","type":"post","link":"https:\/\/ecsalab.ece.uop.gr\/?p=467","title":{"rendered":"CONFERENCES"},"content":{"rendered":"\n<p><strong>2021<\/strong><\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">Georgios Flamis, Stavros Kalapothas and Paris Kitsos, \u201cWorkflow on CNN utilization and inference in FPGA for embedded applications\u201d, IEEE \u2013 6th South-East Europe Design Automation, Computer Engineering, Computer Networks and Social Media Conference (SEEDA-CECNSM 2021), Preveza, Greece, September 24th-26th 2021.<\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">L. Pyrgas, P. Kitsos, \u201c5G Security: FPGA Implementation of SNOW-V Stream Cipher\u201d, 24th Euromicro Conference on Digital Systems (DSD&#8217;21), Palermo, Italy, September 1-3, 2021.<\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">Stavros Kalapothas, Georgios Flamis and Paris Kitsos, \u201cImporting Custom DNN Models on FPGAs\u201d, 9th International Conference on Cyber-Physical Systems and Internet-of-Things (CPS&amp;IoT&#8217; 2021), Budva, Montenegro, June 7-10, 2021.<\/p>\n\n\n\n<p><strong>2020<\/strong><\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">Lampros Pyrgas, Aliki Panagiotarou and Paris Kitsos, &#8220;Are ring oscillators without a combinatorial loop good enough for Hardware Trojan detection?&#8221;, 23rd Euromicro Conference on Digital Systems (DSD&#8217;20), Slovenia, August 26 &#8211; August 28, 2020.<\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">Orfeas Panetas-Felouris, Spyridon Vlassis, George Souliotis and Vasileios Panagiotopoulos, &#8220;A Bluetooth Low Energy DCO in 28nm FDSOI&#8221;, 43rd International Conference on Telecommunications and Signal Processing (TSP), 2020, Milan, Italy.<\/p>\n\n\n\n<p><strong>2019<\/strong><\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">Konstantinos Ampatzidis, Dimitrios Oikonomou, Paris Kitsos, Maria Rigou, &#8220;\u0391 Smart Home Energy Management System Based on Internet-of-Things&#8221;, 5th Panhellenic Conference on Electronics and Telecommunications-PACET (2019), November 8-9, 2019, Volos, Greece.<\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">Anastasios Fanariotis, Theofanis Orphanoudakis, Vasilios Fotopoulos, Paris Kitsos, &#8220;DSD-i1: A mixed functionality development board geared towards digital systems design education&#8221;, 22nd Euromicro Conference on Digital Systems (DSD&#8217;19), Kallithea, Chalkidiki, Greece, August 28 &#8211; August 30, 2019.<\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">S. Vlassis, O. Felouris-Panetas, G. Souliots, F. Plessas, \u201cLinear Current-to-Time Converter\u201d, 14th IEEE Design and Technology of Integrated Systems (DTIS 2019), Mykonos, Greece.<\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">Spyridon Vlassis, George Souliotis, Fotis Plessas, \u201cUltra low-voltage current squaring and multiplier\u201d, International Conference on Modern Circuits and Systems Technologies (MOCAST) on Electronics and Communications 2019, Thessaloniki, Greece.<\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">Spyridon Vlassis, Giannis Gialenios, George Souliotis, Fotis Plessas, \u201cPower Detector Based \u03bfn Voltage Squaring\u201d, 2019 42nd International Conference on Telecommunications and Signal Processing (TSP), Budapest, Hungary.<\/p>\n\n\n\n<p><strong>2018<\/strong><\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">Apostolos Fournaris, Lampros Pyrgas, Paris Kitsos, &#8220;An FPGA Hardware Trojan Detection Approach Based on Multiple Parameter Analysis&#8221;, 21st Euromicro Conference on Digital Systems (DSD&#8217;18), Prague, Czech Republic, August 29 &#8211; August 31, 2018.<\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">Lampros Pyrgas, Paris Kitsos, &#8220;A Hybrid FPGA Trojan Detection Technique Based-on Combinatorial Testing and On-chip Sensing&#8221;,14th International Symposium on Applied Reconfigurable Computing (ARC 2018), Santorini, Greece, May 2-4, 2018.<\/p>\n\n\n\n<p><strong>2017<\/strong><\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">Lampros Pyrgas, Filippos Pirpilidis, Aliki Panayiotarou, Paris Kitsos, &#8220;Thermal Sensor Based Hardware Trojan Detection in FPGAs&#8221;, 20th Euromicro Conference on Digital Systems (DSD&#8217;17), Vienna, Austria, August 30 &#8211; September 1, 2017.<\/p>\n\n\n\n<p><strong>2016<\/strong><\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">Labros Pyrgas, Paris Kitsos and Athanassios N. Skodras, &#8220;An FPGA Design for the Two-Band Fast Discrete Hartley Transform&#8221;, 16th IEEE International Symposium on Signal Processing and Information Technology (ISSPIT 2016), Limassol, Cuprys, 12-14 December, 2016.<\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">L. Bisdounis, &#8220;Efficient baseband modem physical implementation for fixed broadband wireless access networks&#8221;, IEEE International Conference on Modern Circuits and Systems Technologies (MOCAST), Thessaloniki, Greece, May 2016, paper no. 17.<\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">Paris Kitsos, Kyriakos G. Stefanidis and Artemios G. Voyiatzis, &#8220;TERO-based Detection of Hardware Trojans on FPGA Implementation of the AES Algorithm&#8221;, 19th Euromicro Conference on Digital Systems (DSD&#8217;16), Limassol, Cyprus, August 31- September 2, 2016.<\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">Artemios G. Voyiatzis, Kyriakos G. Stefanidis, Paris Kitsos, \u201cEfficient Triggering of Trojan Hardware Logic\u201d, 19th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS 2016), Kosice, Slovakia, April 20-22, 2016.<\/p>\n\n\n\n<p><strong>2015<\/strong><\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">Paris Kitsos, Dimitris. E. Simos, Jose Torres-Jimenez, Artemios G. Voyiatzis, \u201cExciting FPGA Cryptographic Trojans using Combinatorial Testing\u201d, 26th IEEE International Symposium on Software Reliability Engineering (ISSRE 2015), Gaithersburg, MD, USA, November 2-5, 2015.<\/p>\n\n\n\n<p><strong>2014<\/strong><\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">Paris Kitsos and Artemios G. Voyiatzis, \u201cTowards a Hardware Trojan Detection Methodology\u201d, 2nd EUROMICRO\/IEEE Workshop on Embedded and Cyber-Physical Systems (ECYPS 2014), Budva, Montenegro, 15-19, June 2014.<\/p>\n\n\n\n<p><strong>OLDER<\/strong><\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">F. Pirpilidis, P. Kitsos, N. Sklavos, \u201cAn Efficient FPGA-Based Architecture of Skein for Simple Hashing and MAC Function\u201d, 16th Euromicro Conference on Digital Systems (DSD&#8217;13), Santander, Cantabria, Spain, 4-6 September, 2013.<\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">V. Ferentinos, M. MIlla, G. Lafruit, J. Bormans, F. Catthout, &#8220;Memory Comparator and Power Optimization for Wavelet-based Coders&#8221;, Power and Timing, Modeling, Optimization and Simulation, Proc. 13th Workshop, September 2013.<\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">Paris Kitsos, Nikolaos S. Voros, Tasos Dagiuklas, Athanassios N. Skodras, \u201cA High Speed FPGA Implementation of the 2D DCT for Ultra High Definition Video Coding\u201d, 18th International Conference on Digital Signal Processing (DSP 2013), Island of Santorini, Greece, July 1-3, 2013.<\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">L. Bisdounis, &#8220;An accurate and compact MOSFET I-V model for nanometer CMOS circuit analysis&#8221;, Panhellenic Conference on Electronics and Telecommunications (PACET), Thessaloniki, Greece, March 2012, paper no. S3.5.<\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">G. Provelengios, P. Kitsos, N. Sklavos, C. Koulamas, \u201cFPGA-based Design Approaches of Keccak Hash Function\u201d, 15th Euromicro Conference on Digital Systems (DSD&#8217;12), Izmir, Turkey, 5-8 September, 2012.<\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">P. Kitsos and A. N. Skodras, \u201cAn FPGA Implementation and Performance Evaluation of the SEED Block Cipher\u201d, 17th International Conference on Digital Signal Processing (DSP 2011), July 6-8, Corfu, Greece, 2011.<\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">L. Bisdounis, &#8220;Short-circuit energy dissipation model for sub-100nm CMOS buffers&#8221;, IEEE International Conference on Electronics, Circuits and Systems (ICECS), Athens, Greece, December 2010, pp. 615-618.<\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">P. Kitsos, N. Sklavos, A. N. Skodras, \u201cLow Power FPGA Implementations of 256-bit Luffa Hash Function\u201d, 13th Euromicro Conference on Digital Systems (DSD 2010), Lille, France, September 1-3, 2010.<\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">P. Kitsos, G. Selimis, O. Koufopavlou, \u201cHigh Performance ASIC Implementation of the SNOW 3G Stream Cipher\u201d, IFIP\/IEEE VLSI-SOC 2008 &#8211; International Conference on Very Large Scale Integration (VLSI SOC), Rhodes Island, Greece, October 13-15, 2008.<\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">B. Geelen, A. Ferentinos, F. Catthoor, G. Lafruit, and D. Verkest, \u201cSpatial locality trade-offs of wavelet-based applications in dynamic execution environments\u201d, 1In IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), pages 1461\u20131464, April 2008.<\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">Paris Kitsos and Ulrich Kaiser, \u201cA High-Speed Hardware Implementation of the Hermes8-128 Stream Cipher\u201d, 18th European Conference on Circuit Theory and Design 2007 &#8211; ECCTD 2007, August 26- 30, 2007, Seville, Spain.<\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">Paris Kitsos and Bhanu Prasad, \u201cA System-on-Chip Design of the RadioGat\u00fan Hash Function\u201d, International Conference on High Performance Computing, Networking and Communication Systems, 9-12 of July 2007 in Orlando, FL, USA.<\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">B. Geelen, V. Ferentinos, F. Catthoor, A. Vandecappelle, G. Lafruit, T. Stouraitis, R. Lauwereins, and D. Verkest, \u201cTSoftware-Controlled Scratchpad Mapping Strategies for Wavelet-Based Applications\u201d, eSTREAM In Proc. IEEE 2006 Workshop on Signal Processing Systems (SIPS 2006).<\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">J. Daemen and P. Kitsos, \u201cThe self-synchronizing stream cipher Moustique\u201d, eSTREAM Phase 2, the ECRYPT Stream Cipher Project, (ECRYPT NoE). August 2006.<\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">P. Kitsos and A. N. Skodras, \u201cOn the Hardware Implementation of the MUGI Pseudorandom Number Generator\u201d, In proc. of the Fifth International Symposium on Communications Systems, Networks and Digital Signal Processing, (CSNDSP\u20192006), Patras, Greece, 19-21 July, 2006.<\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">J. Daemen and P. Kitsos, \u201cThe self-synchronizing stream cipher Mosquito\u201d, First Phase of ECRYPT Stream Cipher Project Report 2005\/018, 2005, Scandinavian Congress Center, Aarhus, Denmark, 26-27 May 2005. This work is also presented in Symmetric Key Encryption Workshop (SKEW), ECRYPT project, Scandinavian Congress Center, Aarhus, Denmark, 26-27 May 2005.<\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">P. Kitsos, M. D. Galanis, and O. Koufopavlou, \u201cA RAM-Based FPGA Implementation of the 64-bit MISTY1 Block Cipher\u201d, In proc. of IEEE International Symposium on Circuits &amp; Systems (ISCAS&#8217;05), Kobe, Japan, May 23-26, 2005.<\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">F. Menichelli, M. Olivieri, L. Benini, M. Donno, L. Bisdounis, &#8220;A simulation-based power-aware architecture exploration of a multiprocessor system-on-chip design&#8221;, IEEE Design, Automation and Test in Europe Conference (DATE), Paris, France, February 2004, vol. 3, pp. 312-317.<\/p>\n\n\n\n<p class=\"has-black-color has-text-color\" style=\"font-size:15px\">L. Bisdounis, O. Koufopavlou, &#8220;Analytical modeling of short-circuit energy dissipation in submicron CMOS structures&#8221;, IEEE International Conference on Electronics, Circuits and Systems (ICECS), Paphos, Cyprus, September 1999, pp. 1667-1670.<\/p>\n","protected":false},"excerpt":{"rendered":"<p>2021 Georgios Flamis, Stavros Kalapothas and Paris Kitsos, \u201cWorkflow on CNN utilization and inference in FPGA for embedded applications\u201d, IEEE \u2013 6th South-East Europe Design Automation, Computer Engineering, Computer Networks and Social Media Conference (SEEDA-CECNSM 2021), Preveza, Greece, September 24th-26th 2021. L. Pyrgas, P. Kitsos, \u201c5G Security: FPGA Implementation of SNOW-V Stream Cipher\u201d, 24th Euromicro&hellip;<\/p>\n","protected":false},"author":1,"featured_media":0,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"footnotes":""},"categories":[13],"tags":[],"class_list":["post-467","post","type-post","status-publish","format-standard","hentry","category-conferences"],"gutentor_comment":0,"yoast_head":"<!-- This site is optimized with the Yoast SEO plugin v27.3 - https:\/\/yoast.com\/product\/yoast-seo-wordpress\/ -->\n<title>CONFERENCES -<\/title>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/ecsalab.ece.uop.gr\/?p=467\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"CONFERENCES -\" \/>\n<meta property=\"og:description\" content=\"2021 Georgios Flamis, Stavros Kalapothas and Paris Kitsos, \u201cWorkflow on CNN utilization and inference in FPGA for embedded applications\u201d, IEEE \u2013 6th South-East Europe Design Automation, Computer Engineering, Computer Networks and Social Media Conference (SEEDA-CECNSM 2021), Preveza, Greece, September 24th-26th 2021. L. Pyrgas, P. Kitsos, \u201c5G Security: FPGA Implementation of SNOW-V Stream Cipher\u201d, 24th Euromicro&hellip;\" \/>\n<meta property=\"og:url\" content=\"https:\/\/ecsalab.ece.uop.gr\/?p=467\" \/>\n<meta property=\"article:published_time\" content=\"2022-05-26T07:38:27+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2026-03-30T13:52:11+00:00\" \/>\n<meta name=\"author\" content=\"papadomarn\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"papadomarn\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"6 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\\\/\\\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\\\/\\\/ecsalab.ece.uop.gr\\\/?p=467#article\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/ecsalab.ece.uop.gr\\\/?p=467\"},\"author\":{\"name\":\"papadomarn\",\"@id\":\"https:\\\/\\\/ecsalab.ece.uop.gr\\\/#\\\/schema\\\/person\\\/97d3f9bab21700a7a92b73d9948dd665\"},\"headline\":\"CONFERENCES\",\"datePublished\":\"2022-05-26T07:38:27+00:00\",\"dateModified\":\"2026-03-30T13:52:11+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\\\/\\\/ecsalab.ece.uop.gr\\\/?p=467\"},\"wordCount\":1144,\"publisher\":{\"@id\":\"https:\\\/\\\/ecsalab.ece.uop.gr\\\/#organization\"},\"articleSection\":[\"Conferences\"],\"inLanguage\":\"en-US\"},{\"@type\":\"WebPage\",\"@id\":\"https:\\\/\\\/ecsalab.ece.uop.gr\\\/?p=467\",\"url\":\"https:\\\/\\\/ecsalab.ece.uop.gr\\\/?p=467\",\"name\":\"CONFERENCES -\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/ecsalab.ece.uop.gr\\\/#website\"},\"datePublished\":\"2022-05-26T07:38:27+00:00\",\"dateModified\":\"2026-03-30T13:52:11+00:00\",\"breadcrumb\":{\"@id\":\"https:\\\/\\\/ecsalab.ece.uop.gr\\\/?p=467#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\\\/\\\/ecsalab.ece.uop.gr\\\/?p=467\"]}]},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\\\/\\\/ecsalab.ece.uop.gr\\\/?p=467#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\\\/\\\/ecsalab.ece.uop.gr\\\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"CONFERENCES\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\\\/\\\/ecsalab.ece.uop.gr\\\/#website\",\"url\":\"https:\\\/\\\/ecsalab.ece.uop.gr\\\/\",\"name\":\"https:\\\/\\\/ecsalab.ece.uop.gr\\\/\",\"description\":\"\",\"publisher\":{\"@id\":\"https:\\\/\\\/ecsalab.ece.uop.gr\\\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\\\/\\\/ecsalab.ece.uop.gr\\\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Organization\",\"@id\":\"https:\\\/\\\/ecsalab.ece.uop.gr\\\/#organization\",\"name\":\"Electronics Circuits, Systems and Applications laboratory\",\"url\":\"https:\\\/\\\/ecsalab.ece.uop.gr\\\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/ecsalab.ece.uop.gr\\\/#\\\/schema\\\/logo\\\/image\\\/\",\"url\":\"https:\\\/\\\/ecsalab.ece.uop.gr\\\/wp-content\\\/uploads\\\/2022\\\/05\\\/cropped-ECSA-lab-logo-Final.jpg\",\"contentUrl\":\"https:\\\/\\\/ecsalab.ece.uop.gr\\\/wp-content\\\/uploads\\\/2022\\\/05\\\/cropped-ECSA-lab-logo-Final.jpg\",\"width\":512,\"height\":512,\"caption\":\"Electronics Circuits, Systems and Applications laboratory\"},\"image\":{\"@id\":\"https:\\\/\\\/ecsalab.ece.uop.gr\\\/#\\\/schema\\\/logo\\\/image\\\/\"},\"sameAs\":[\"https:\\\/\\\/gr.linkedin.com\\\/in\\\/ecsalab?trk=public_profile_browsemap\"]},{\"@type\":\"Person\",\"@id\":\"https:\\\/\\\/ecsalab.ece.uop.gr\\\/#\\\/schema\\\/person\\\/97d3f9bab21700a7a92b73d9948dd665\",\"name\":\"papadomarn\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/823d3a230f6eac27bfbd1124b4c4d3a697a42d418eaaf83910f61fe619c1a009?s=96&d=mm&r=g\",\"url\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/823d3a230f6eac27bfbd1124b4c4d3a697a42d418eaaf83910f61fe619c1a009?s=96&d=mm&r=g\",\"contentUrl\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/823d3a230f6eac27bfbd1124b4c4d3a697a42d418eaaf83910f61fe619c1a009?s=96&d=mm&r=g\",\"caption\":\"papadomarn\"},\"sameAs\":[\"https:\\\/\\\/ecsalab.ece.uop.gr\"],\"url\":\"https:\\\/\\\/ecsalab.ece.uop.gr\\\/?author=1\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"CONFERENCES -","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/ecsalab.ece.uop.gr\/?p=467","og_locale":"en_US","og_type":"article","og_title":"CONFERENCES -","og_description":"2021 Georgios Flamis, Stavros Kalapothas and Paris Kitsos, \u201cWorkflow on CNN utilization and inference in FPGA for embedded applications\u201d, IEEE \u2013 6th South-East Europe Design Automation, Computer Engineering, Computer Networks and Social Media Conference (SEEDA-CECNSM 2021), Preveza, Greece, September 24th-26th 2021. L. Pyrgas, P. Kitsos, \u201c5G Security: FPGA Implementation of SNOW-V Stream Cipher\u201d, 24th Euromicro&hellip;","og_url":"https:\/\/ecsalab.ece.uop.gr\/?p=467","article_published_time":"2022-05-26T07:38:27+00:00","article_modified_time":"2026-03-30T13:52:11+00:00","author":"papadomarn","twitter_card":"summary_large_image","twitter_misc":{"Written by":"papadomarn","Est. reading time":"6 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/ecsalab.ece.uop.gr\/?p=467#article","isPartOf":{"@id":"https:\/\/ecsalab.ece.uop.gr\/?p=467"},"author":{"name":"papadomarn","@id":"https:\/\/ecsalab.ece.uop.gr\/#\/schema\/person\/97d3f9bab21700a7a92b73d9948dd665"},"headline":"CONFERENCES","datePublished":"2022-05-26T07:38:27+00:00","dateModified":"2026-03-30T13:52:11+00:00","mainEntityOfPage":{"@id":"https:\/\/ecsalab.ece.uop.gr\/?p=467"},"wordCount":1144,"publisher":{"@id":"https:\/\/ecsalab.ece.uop.gr\/#organization"},"articleSection":["Conferences"],"inLanguage":"en-US"},{"@type":"WebPage","@id":"https:\/\/ecsalab.ece.uop.gr\/?p=467","url":"https:\/\/ecsalab.ece.uop.gr\/?p=467","name":"CONFERENCES -","isPartOf":{"@id":"https:\/\/ecsalab.ece.uop.gr\/#website"},"datePublished":"2022-05-26T07:38:27+00:00","dateModified":"2026-03-30T13:52:11+00:00","breadcrumb":{"@id":"https:\/\/ecsalab.ece.uop.gr\/?p=467#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/ecsalab.ece.uop.gr\/?p=467"]}]},{"@type":"BreadcrumbList","@id":"https:\/\/ecsalab.ece.uop.gr\/?p=467#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/ecsalab.ece.uop.gr\/"},{"@type":"ListItem","position":2,"name":"CONFERENCES"}]},{"@type":"WebSite","@id":"https:\/\/ecsalab.ece.uop.gr\/#website","url":"https:\/\/ecsalab.ece.uop.gr\/","name":"https:\/\/ecsalab.ece.uop.gr\/","description":"","publisher":{"@id":"https:\/\/ecsalab.ece.uop.gr\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/ecsalab.ece.uop.gr\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Organization","@id":"https:\/\/ecsalab.ece.uop.gr\/#organization","name":"Electronics Circuits, Systems and Applications laboratory","url":"https:\/\/ecsalab.ece.uop.gr\/","logo":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/ecsalab.ece.uop.gr\/#\/schema\/logo\/image\/","url":"https:\/\/ecsalab.ece.uop.gr\/wp-content\/uploads\/2022\/05\/cropped-ECSA-lab-logo-Final.jpg","contentUrl":"https:\/\/ecsalab.ece.uop.gr\/wp-content\/uploads\/2022\/05\/cropped-ECSA-lab-logo-Final.jpg","width":512,"height":512,"caption":"Electronics Circuits, Systems and Applications laboratory"},"image":{"@id":"https:\/\/ecsalab.ece.uop.gr\/#\/schema\/logo\/image\/"},"sameAs":["https:\/\/gr.linkedin.com\/in\/ecsalab?trk=public_profile_browsemap"]},{"@type":"Person","@id":"https:\/\/ecsalab.ece.uop.gr\/#\/schema\/person\/97d3f9bab21700a7a92b73d9948dd665","name":"papadomarn","image":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/secure.gravatar.com\/avatar\/823d3a230f6eac27bfbd1124b4c4d3a697a42d418eaaf83910f61fe619c1a009?s=96&d=mm&r=g","url":"https:\/\/secure.gravatar.com\/avatar\/823d3a230f6eac27bfbd1124b4c4d3a697a42d418eaaf83910f61fe619c1a009?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/823d3a230f6eac27bfbd1124b4c4d3a697a42d418eaaf83910f61fe619c1a009?s=96&d=mm&r=g","caption":"papadomarn"},"sameAs":["https:\/\/ecsalab.ece.uop.gr"],"url":"https:\/\/ecsalab.ece.uop.gr\/?author=1"}]}},"_links":{"self":[{"href":"https:\/\/ecsalab.ece.uop.gr\/index.php?rest_route=\/wp\/v2\/posts\/467","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/ecsalab.ece.uop.gr\/index.php?rest_route=\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/ecsalab.ece.uop.gr\/index.php?rest_route=\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/ecsalab.ece.uop.gr\/index.php?rest_route=\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/ecsalab.ece.uop.gr\/index.php?rest_route=%2Fwp%2Fv2%2Fcomments&post=467"}],"version-history":[{"count":2,"href":"https:\/\/ecsalab.ece.uop.gr\/index.php?rest_route=\/wp\/v2\/posts\/467\/revisions"}],"predecessor-version":[{"id":557,"href":"https:\/\/ecsalab.ece.uop.gr\/index.php?rest_route=\/wp\/v2\/posts\/467\/revisions\/557"}],"wp:attachment":[{"href":"https:\/\/ecsalab.ece.uop.gr\/index.php?rest_route=%2Fwp%2Fv2%2Fmedia&parent=467"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/ecsalab.ece.uop.gr\/index.php?rest_route=%2Fwp%2Fv2%2Fcategories&post=467"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/ecsalab.ece.uop.gr\/index.php?rest_route=%2Fwp%2Fv2%2Ftags&post=467"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}